

CLAIMS

I claim:

1. A computer processing method comprising the acts of:  
using a shared pipeline instruction datapath and a  
5 shared pipeline processing unit to execute a first  
pipeline under a first context;  
receiving a request to execute under a second context  
and, in response to the request, enabling a second  
pipeline to execute under the second context,  
10 wherein the enabling occurs during execution of the  
first pipeline;  
detecting a halt in execution of the first pipeline;  
and  
using the shared datapath and shared processing unit to  
15 execute the second pipeline after detecting the  
halt.
2. The method of claim 1, wherein enabling the second  
pipeline comprises suspending execution of the first  
20 pipeline for a clock cycle and using the clock cycle to  
fetch an address vector associated with the second context.
3. The method of claim 1, wherein the halt is a first  
pipeline thread end.
- 25 4. The method of claim 1, wherein the halt is a direct  
memory access stall.
5. The method of claim 1, wherein the halt is due to the  
30 second context being assigned a higher priority than the  
first context.

6. The method of claim 1, wherein executing the second pipeline comprises flushing instructions associated with the first context from registers of the shared instruction datapath.

5

7. The method of claim 1, wherein executing the second pipeline comprises flushing instructions associated with the first context from registers of the shared processing unit.

10 8. The method of claim 1, wherein executing the second pipeline occurs only if a first pipeline status allows context switching.

9. The method of claim 1 further comprising the acts of:  
15 detecting a halt in execution of the second pipeline;  
and  
using the shared instruction datapath and the shared processing unit to resume execution of the first context subsequent to detecting the halt in  
20 execution of the second context.

10. The method of claim 1 further comprising the act of executing a debug context without disturbing execution of the first or second pipelines.

25

11. A context switching microprocessor comprising:  
a shared pipeline instruction datapath;  
a shared pipeline processing unit;  
a first set of pipeline registers;  
30 a second set of pipeline registers; and  
a control multiplexer coupling the first set of pipeline registers to the shared datapath and to the shared processing unit, and coupling the second set

of pipeline registers to the shared datapath and to the shared processing unit.

12. The microprocessor of claim 11 further comprising a  
5 pipeline controller coupled to the control multiplexer and to the shared instruction datapath.

13. The microprocessor of claim 11, wherein the shared instruction data path comprises a pipeline address stage, a  
10 pipeline fetch stage, a pipeline memory stage, and a pipeline decode stage.

14. The microprocessor of claim 11, wherein the shared processing unit comprises a pipeline execution stage.

15. The microprocessor of claim 11 further comprising a memory controller coupled to the shared instruction data path and to the shared processing unit.

20 16. A context switching microprocessor comprising:  
a shared instruction datapath;  
a shared processing unit comprising a first set of processing registers associated with executing a first context pipeline, a second set of processing  
25 registers associated with executing a second context pipeline, and a set of shared registers associated with executing both the first and the second context pipelines, the shared processing unit being coupled to the shared instruction datapath; and  
30 a context control data storage comprising a first context register associated with executing the first context pipeline and a second context register associated with executing the second context

pipeline, the context control data storage being coupled to the shared instruction datapath and to the shared processing unit.

5 17. The microprocessor of claim 16, wherein the shared instruction datapath comprises a pipeline address stage, a pipeline fetch stage, a pipeline memory stage, and a pipeline decode stage.

10 18. The microprocessor of claim 16, wherein the first context register comprises a first program counter register associated with the first pipeline context and the second context register comprises a second program counter register associated with the second pipeline context.

15 19. The microprocessor of claim 16, wherein the shared registers comprise at least one register associated with cyclic redundancy checking.

20 20. The microprocessor of claim 16, wherein the context control data storage comprises a register associated with executing a debug context.

25 21. The microprocessor of claim 16 further comprising a pipeline controller coupled between the context control data storage and the shared instruction datapath, and coupled between the context control data storage and the shared processing unit.

30 22. The microprocessor of claim 21 further comprising a request controller coupled to the pipeline controller.

23. A communication processing system comprising:

a communication engine comprising a pipeline context  
switching microprocessor; and  
a system block comprising a system microprocessor  
coupled to the communication engine.

5

24. The system of claim 23, wherein the system is formed as  
a single integrated circuit.

25. The system of claim 23, wherein the context switching  
10 microprocessor comprises:

a shared pipeline instruction datapath;  
a shared pipeline processing unit;  
a first set of pipeline registers;  
a second set of pipeline registers; and  
15 a control multiplexer coupling the first set of  
pipeline registers to the shared datapath and to the  
shared processing unit, and coupling the second set  
of pipeline registers to the shared datapath and to  
the shared processing unit.

20

26. The system of claim 23, wherein the context switching  
microprocessor comprises:

a shared instruction datapath;  
a shared processing unit comprising a first set of  
25 processing registers associated with executing a  
first context pipeline, a second set of processing  
registers associated with executing a second context  
pipeline, and a set of shared registers associated  
with executing both the first and the second context  
30 pipelines, the shared processing unit being coupled  
to the shared instruction datapath; and  
a context control data storage comprising a first  
context register associated with executing the first

5 context pipeline and a second context register  
associated with executing the second context  
pipeline, the context control data storage being  
coupled to the shared instruction datapath and to  
the shared processing unit.